

FIG. 1




FIG. 2

Process 1 to Process 2 LIBRARY

OK Cancel Defaults Apply Help

Source Library Name Usrlih 302

Target Library Name Usrlih_copy20 304

Schematic Capacitor Option Keep Capacitance 306

Schematic Resistor Option Keep Resistance 308

Layout Capacitor Option Keep Size 310

Layout Resistor Option Keep Size 312



Layout M3 Option MT 314

Run Directory ~/uhf2hpe 316

Start Translation 318

300

FIG.3



400 →

FIG. 4





FIG. 5

PROCESS 1				
OK	Cancel	Defaults	Apply	Help
Library Name	Process 1			
Cell Name	pmos4			
Instance Name	MP04			
Length	2			
Total Width	100			
Gate Stripes	4			

602

604

606

608

610

612

← 600

FIG. 6

Apply To only current instance

Show system ☒ user ☒ CDF

702 Browse Reset Instance Labels Display 709

Property	Value	Display
Library Name	Process 2	off
Cell Name	pfetx	value 710
View Name	symbol	off 712
Instance Name	MP04	off 714

704 Add Delete Modify


User Property	Master Value	Local Value	Display
interfaceLastC..	20 15:00:21 1997		off 716
modFile	pfet		off 718

706 CDF Parameter Value Display

Add nw contact to pcell?	719	off
Width	100.0u M	off 720
Width (parallel)	25.0u M	off 722
Length	2u M	off 724
number of fingers	4	off 726
Multiplicity	1	off 728
Connect terminals	730	off 732
Gate Connection	1	off 734
Extend M1 for alignment?		off 736
Left RX Contact Fill (%)	100	off 738
Right RX Contact Fill (%)	100	off
Center RX Contact Fill (%)	100	off 740

700

FIG. 7



805

803

FIG. 8

800

801





FIG. 9A





FIG. 9B



← 1000

FIG. 10